

[IEEE HOME](#) | [SEARCH IEEE](#) | [SHOP](#) | [WEB ACCOUNT](#) | [CONTACT IEEE](#)[Membership](#) [Publications/Services](#) [Standards](#) [Conferences](#) [Careers/Jobs](#)**IEEE Xplore®**
RELEASE 1.5Welcome
United States Patent and Trademark Office[Help](#) [FAQ](#) [Terms](#) [IEEE Peer Review](#)**Quick Links**[» Se](#)

Welcome to IEEE Xplore® Your search matched [0] of [989552] documents.

- [Home](#)
- [What Can I Access?](#)
- [Log-out](#)

Tables of Contents

- [Journals & Magazines](#)
- [Conference Proceedings](#)
- [Standards](#)

Search

- [By Author](#)
- [Basic](#)
- [Advanced](#)

Member Services

- [Join IEEE](#)
- [Establish IEEE Web Account](#)
- [Access the IEEE Member Digital Library](#)

 [Print Format](#)

[Home](#) | [Log-out](#) | [Journals](#) | [Conference Proceedings](#) | [Standards](#) | [Search by Author](#) | [Basic Search](#) | [Advanced Search](#)
[Join IEEE](#) | [Web Account](#) | [New this week](#) | [OPAC Linking Information](#) | [Your Feedback](#) | [Technical Support](#) | [Email Alerting](#)
[No Robots Please](#) | [Release Notes](#) | [IEEE Online Publications](#) | [Help](#) | [FAQ](#) | [Terms](#) | [Back to Top](#)

Copyright © 2003 IEEE — All rights reserved

Welcome to IEEE Xplore®

- Home
- What Can I Access?
- Log-out

Tables of Contents

- Journals & Magazines
- Conference Proceedings
- Standards

Search

- By Author
- Basic
- Advanced

Member Services

- Join IEEE
- Establish IEEE Web Account
- Access the IEEE Member Digital Library

 Print FormatYour search matched **2** of **989552** documents.

A maximum of **2** results are displayed, **15** to a page, sorted by **Relevance** in **descending** order. You may refine your search by editing the current search expression or entering a new one the text box. Then click **Search Again**.

Results:

Journal or Magazine = **JNL** Conference = **CNF** Standard = **STD****1 Memory array architecture and decoding scheme for 3V only sector erasable DINOR flash memory**

Kobayashi, S.; Nakai, H.; Kunori, Y.; Nakayama, T.; Miyawaki, Y.; Terada, Y.; (H.; Ajika, N.; Hatanaka, M.; Miyoshi, H.; Yoshihara, T.;

VLSI Circuits, 1993. Digest of Technical Papers. 1993 Symposium on , May 19-1993

Page(s): 97 -98

[\[Abstract\]](#) [\[PDF Full-Text \(384 KB\)\]](#) **IEEE CNF****2 Memory array architecture and decoding scheme for 3 V only sector erasable DINOR flash memory**

Kobayashi, S.; Nakai, H.; Kunori, Y.; Nakayama, T.; Miyawaki, Y.; Terada, Y.; (H.; Ajika, N.; Hatanaka, M.; Miyoshi, H.; Yoshihara, T.;

Solid-State Circuits, IEEE Journal of , Volume: 29 Issue: 4 , April 1994

Page(s): 454 -460

[\[Abstract\]](#) [\[PDF Full-Text \(640 KB\)\]](#) **IEEE JNL**

Welcome to IEEE Xplore®

- Home
- What Can I Access?
- Log-out

Tables of Contents

- Journals & Magazines
- Conference Proceedings
- Standards

Search

- By Author
- Basic
- Advanced

Member Services

- Join IEEE
- Establish IEEE Web Account
- Access the IEEE Member Digital Library

 Print FormatYour search matched **8** of **989552** documents.

A maximum of **8** results are displayed, **15** to a page, sorted by **Relevance** in **descending** order. You may refine your search by editing the current search expression or entering a new one the text box. Then click **Search Again**.

(sector <and> erase <and> flash <and> memory) <i>

Search Again**Results:**Journal or Magazine = **JNL** Conference = **CNF** Standard = **STD****1 A new decoding scheme and erase sequence for 5 V only sector erasable flash memory**

Nakayama, T.; Kobayashi, S.; Miyawaki, Y.; Futatsuya, T.; Terada, Y.; Ajika, N.; Yoshihara, T.;

VLSI Circuits, 1992. Digest of Technical Papers., 1992 Symposium on , 4-6 Jun

Page(s): 22 -23

[\[Abstract\]](#) [\[PDF Full-Text \(164 KB\)\]](#) **IEEE CNF****2 Memory array architecture and decoding scheme for 3V only sector erasable DINOR flash memory**

Kobayashi, S.; Nakai, H.; Kunori, Y.; Nakayama, T.; Miyawaki, Y.; Terada, Y.; (H.; Ajika, N.; Hatanaka, M.; Miyoshi, H.; Yoshihara, T.;

VLSI Circuits, 1993. Digest of Technical Papers. 1993 Symposium on , May 19-1993

Page(s): 97 -98

[\[Abstract\]](#) [\[PDF Full-Text \(384 KB\)\]](#) **IEEE CNF****3 Memory array architecture and decoding scheme for 3 V only sector erasable DINOR flash memory**

Kobayashi, S.; Nakai, H.; Kunori, Y.; Nakayama, T.; Miyawaki, Y.; Terada, Y.; (H.; Ajika, N.; Hatanaka, M.; Miyoshi, H.; Yoshihara, T.;

Solid-State Circuits, IEEE Journal of , Volume: 29 Issue: 4 , April 1994

Page(s): 454 -460

[\[Abstract\]](#) [\[PDF Full-Text \(640 KB\)\]](#) **IEEE JNL**

4 A 3.42 /spl mu/m/sup 2/ Flash Memory Cell Technology Conformable Sector Erase

Kume, H.; Tanaka, T.; Adachi, T.; Miyamoto, N.; Saeki, S.; Ohji, Y.; Ushiyama, Kobayashi, T.; Nishida, T.; Kawamoto, Y.; Seki, K.

VLSI Technology, 1991. Digest of Technical Papers., 1991 Symposium on , May 30, 1991

Page(s): 77 -78

[\[Abstract\]](#) [\[PDF Full-Text \(264 KB\)\]](#) **IEEE CNF**

5 A novel cell structure suitable for a 3 volt operation, sector erase flash memory

Onoda, H.; Kunori, Y.; Kobayashi, S.; Ohi, M.; Fukumoto, A.; Ajika, N.; Miyoshi, T.

Electron Devices Meeting, 1992. Technical Digest., International , 13-16 Dec. 1

Page(s): 599 -602

[\[Abstract\]](#) [\[PDF Full-Text \(336 KB\)\]](#) **IEEE CNF**

6 A 5 V-only 16 Mb flash memory with sector-erase mode

Jinbo, T.; Nakata, H.; Hashimoto, K.; Watanabe, T.; Ninomiya, K.; Urai, T.; Koisato, T.; Kodama, N.; Oyama, K.-I.; Okazawa, T.

Solid-State Circuits Conference, 1992. Digest of Technical Papers. 39th ISSCC, IEEE International , 19-21 Feb. 1992

Page(s): 154 -155, 271

[\[Abstract\]](#) [\[PDF Full-Text \(248 KB\)\]](#) **IEEE CNF**

7 1.5 V operation sector-erasable flash memory with Bipolar Transistor Selected (BITS) P-channel cells

Ohnakado, T.; Ajika, N.; Hayashi, H.; Takada, H.; Kobayashi, K.; Sugahara, K.; Satoh, S.; Miyoshi, H.

VLSI Technology, 1998. Digest of Technical Papers. 1998 Symposium on , 9-11 1998

Page(s): 14 -15

[\[Abstract\]](#) [\[PDF Full-Text \(192 KB\)\]](#) **IEEE CNF**

8 A 5-V-only 16-Mb flash memory with sector erase mode

Jinbo, T.; Nakata, H.; Hashimoto, K.; Watanabe, T.; Ninomiya, K.; Urai, T.; Koisato, T.; Kodama, N.; Oyama, K.; Okazawa, T.

Solid-State Circuits, IEEE Journal of , Volume: 27 Issue: 11 , Nov. 1992

Page(s): 1547 -1554

[\[Abstract\]](#) [\[PDF Full-Text \(700 KB\)\]](#) **IEEE JNL**

[Home](#) | [Log-out](#) | [Journals](#) | [Conference Proceedings](#) | [Standards](#) | [Search by Author](#) | [Basic Search](#) | [Advanced Search](#)
[Join IEEE](#) | [Web Account](#) | [New this week](#) | [OPAC Linking Information](#) | [Your Feedback](#) | [Technical Support](#) | [Email Alerting](#)
[No Robots Please](#) | [Release Notes](#) | [IEEE Online Publications](#) | [Help](#) | [FAQ](#) | [Terms](#) | [Back to Top](#)

Copyright © 2003 IEEE — All rights reserved